
ADDASET (AIR DEFENSE DIGITAL AVIONICS SEEKER ENHANCEMENT TECHNOLOGY) EVAL. (U) ALABAMA UNIV IN HUNTSVILLE SCHOOL OF ENGINEERING PL ROMINE ET AL 85 JAN 87 UAH-5-32329 AMSNI-CR-RD-55-86-4 F/G 16/4 2 MO-A180 021 1/1 UNCLASSIFIED NL



MICROCOPY RESOLUTION TEST CHART NATIONAL BUREAU OF STANDARDS 1963-A



AD-A180 021

TECHNICAL REPORT CR-RD-SS-86-4

#### ADDASET EVALUATION/CALIBRATION SUPPORT

Prepared By:

Peter L. Romine
Timothy A. Palmer
Terry N. Long
School of Engineering
The University of Alabama in Huntsville
Huntsville, AL 35899



Prepared For:

Systems Simulation and Development Directorate Research, Development, and Engineering Center US Army MICOM

JANUARY 1987



「大きのできる」 いかののでは、「大きのできる」 「大きのできる」 「いましている」

# U.S. ARMY MISSILE COMMAND

Redstone Arsenal, Alabama 35898-5000

Cleared for public release; distribution is unlimited.

# **DISPOSITION INSTRUCTIONS**

人生意義は、 一次の行動は、 はははないの

DESTROY THIS REPORT WHEN IT IS NO LONGER NEEDED. DO NOT RETURN IT TO THE ORIGINATOR.

#### DISCLAIMER

THE FINDINGS IN THIS REPORT ARE NOT TO BE CONSTRUED AS AN OFFICIAL DEPARTMENT OF THE ARMY POSITION UNLESS SO DESIGNATED BY OTHER AUTHORIZED DOCUMENTS.

# TRADE NAMES

USE OF TRADE NAMES OR MANUFACTURERS IN THIS REPORT DOES NOT CONSTITUTE AN OFFICIAL INDORSEMENT OR APPROVAL OF THE USE OF SUCH COMMERCIAL HARDWARE OR SOFTWARE.

SECURITY CLASSIFICATION OF THIS PAGE

MD-A180021

REPORT		Form Approved OMB No 0704-0188 Exp. Date Jun 30, 1986										
1a. REPORT SECURITY CLASSIFICATION		1b. RESTRICTIVE MARKINGS										
UNCLASSIFIED												
2a. SECURITY CLASSIFICATION AUTHORITY		3. DISTRIBUTION/AVAILABILITY OF REPORT										
2b. DECLASSIFICATION / DOWNGRADING SCHED	ULE	Cleared for public release; distribution is unlimited.										
4. PERFORMING ORGANIZATION REPORT NUM	BER(S)	5. MONITORING	ORGANIZATION RE	PORT NU	JMBER(S)							
5-32329		CR-RD-SS-86-4										
6a. NAME OF PERFORMING ORGANIZATION	6b. OFFICE SYMBOL (If applicable)	7a. NAME OF MONITORING ORGANIZATION										
UAH School of Engineering	(II applicable)	Commander, US Army MICOM										
6c. ADDRESS (City, State, and ZIP Code)	<u> </u>	ATTN: AMSMI-RD-SS-SE  7b. ADDRESS (City, State, and ZIP Code)										
The University of Alabama in	Huntsville											
Huntsville, AL 35899		Redstone Arsenal, AL 35898										
8a. NAME OF FUNDING/SPONSORING	8b. OFFICE SYMBOL	9. PROCUREMEN	T INSTRUMENT IDE	NTIFICAT	TION NUMBER							
ORGANIZATION	(If applicable)	DAAH01-82	-D-A008									
8c. ADDRESS (City, State, and ZIP Code)		10. SOURCE OF I	FUNDING NUMBERS	5								
		PROGRAM	PROJECT	TASK	WORK UNIT							
		ELEMENT NO.	NO.	NO.	ACCESSION NO							
11 TITLE (Include Security Chariffentian)												
11. TITLE (Include Security Classification)												
ADDASET Evaluation/Calibration Support												
12. PERSONAL AUTHOR(S)												
Peter L. Romine, Timothy A. Palmer, and Terry N. Long  13a. TYPE OF REPORT												
	1/84_ TO _5/85_	87/Jan/05	(,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		90							
16. SUPPLEMENTARY NOTATION		-	_									
17. COSATI CODES	18. SUBJECT TERMS (	Continue on revers	se if necessary and	identify	by block number)							
FIELD GROUP SUB-GROUP	ADDASET	DEBUG Digital Avionics										
	Program Listin	ngs	Seeker		Digital Avionits							
	User Aids											
19. ABSTRACT (Continue on reverse if necessar	y and identify by block n	iumber)										
Verification and calibrat	ten softman for	aha Aim Das	<b>D</b> /-/1									
Verification and calibrat Enhancement Technology (ADDAS	ET) hardware is a	documented.	ense vigital Software re	AVION Tional	a cogration							
sequence, program listings an	d user aids are	provided.	ooltware ra	CIONGI	e, operation							
·												
20. DISTRIBUTION / AVAILABILITY OF ABSTRACT		21 ABSTRACT SECURITY CLASSIFICATION										
UNCLASSIFIED/UNLIMITED SAME AS	RPT.   DTIC USERS	UNCLASS		1 224 0	EEICE SYMBOL							
22a. NAME OF RESPONSIBLE INDIVIDUAL Dr. M. M. Hallum		22b TELEPHONE (Include Area Code) 22c OFFICE SYMBOL 205-876-4141 AMSMI-RD-SS										
		205-876-4141 AMSM1-RD-55										

**DD FORM 1473, 84 MAR** 

83 APR edition may be used until exhausted.
All other editions are obsolete.

SECURITY CLASSIFICATION OF THIS PAGE

# ADDASET EVALUATION/CALIBRATION SUPPORT

Final Technical Report for Period 28 November 1984 through 31 May 1985

January 1987

Prepared By:

Peter L. Romine
Timothy A. Palmer
Terry N. Long
School of Engineering
The University of Alabama in Huntsville
Huntsville, AL 35899

Acces	on For	<u>_</u>	******						
NTIS CRA&I TO DTIC TAB [] Unannouticed [] Justification									
By Distribution /									
Availability Codes									
Dist Avail and for Special									
A-1									

# Prepared For:

Systems Simulation and Development Directorate Research, Development, and Engineering Center US Army MICOM



Cleared for public release; distribution is unlimited.

# TABLE OF CONTENTS

																												Page
ı.	INT	RODI	JCTI(	ON	• • • •	• • •	• • •	•••	• • •	•••	••	••	• •	••	• • •	• • •	• • •	• •	• •	• • •	••	••	••		•	• •	• •	. 1
II.	DEB	UG :	rest	PRO	GRAM	[	• • •	•••	•••	•••	••	•.•	• • •	• •	• • •	• • •	• •	• •	• •	• • •	• •	• •	••	••	• •	• •	••	1
	A.		rod																									
	В.	D1:	cre	te I	/O .C	ont	tro	1			• •	• •	• •	• •	• •	• • •	• • •		• •	• • •	• •			• •			• •	2
	C.	Ana	log	I/O	Con	tro	1.	• • •			• •	• •	• •	• •	• •	• •	• •			• • •								2
	D.	Ca:	Libra	ate .	Ana 1	og-	-Bu	ffe	er	Car	d.				• •					• • •								2
	E.	DE	BUG	Soft	ware	No	ote	s								• •				• •								3
																ŧ												
III.	ADD	ITI	ONAL	I/O	TES	T 1	PRO	GR.	MS	• • •	• •	••	• •	• •	• •	• •	• •	• •	• •	• • •	• •	••	••	• •	•	• •	•	3
IV.	EVA	LUA'	CION,	/CAL	IBRA	TI	МС	AII	os.	•••	••	••	••	• •	••	••	• •	• •	• •	• •	••		••	• •	. •	• •	•	4
٧.	CON	CLU	SION	S AN	D RE	CON	ME	NDA	\TI	ons	٠.	••	••	• •	• •	• •	• •	• •	• •	• • •	••	••	••	• •	•	• •	•	7
APPENI	XIC	Α.	DEB	UG		• • •	• • •	• • •		• • •	• •	••	• •	••		••		• •	• •	• •				• (				A-1
APPENI	XIC	В.	ADD	ISP.		• • •		• • •							• •	• •	• •		• •	• •				• •	•	• •	•	B-1
APPENI	XIC	C.	DAR	AMP.		• • •																		• •				C-1
APPENI	XIC	D.	ADT	ODA.				• • •																• (				D-1
APPENI	XIC	E.	DSC	OUT.		• •		• • •								• •								• •				E-1
APPENI	TX	F.	ACT	TVTT	<b>v</b>																						_	F-1

#### **PREFACE**

This technical report was prepared by the Research Staff of the Electrical and Computer Engineering Department, School of Engineering, The University of Alabama in Huntsville. The work documented in this report was performed by Terry N. Long, Timothy A. Palmer, and Peter L. Romine. The purpose of this report is to provide documentation of technical work performed and results obtained under delivery order number 0044, contract number DAAHOI-82-D-A008. Mr. Terry N. Long was the principal investigator; Dr. M. M. Hallum, III, Chief, Systems Evaluation Branch, was the technical monitor; and Mr. Mark Horton also from the Systems Evaluation Branch of the Systems Simulation and Development Directorate, U.S. Army Missile Command, provided technical coordination.

The technical viewpoints, opinions, and conclusions expressed in this document are those of the authors and do not necessarily express or imply policies or positions of the U.S. Army Missile Command.

#### I. INTRODUCTION

A comprehensive test routine was required for verification and calibration of the Air Defense Digital Avionics Seeker Enhancement Technology (ADDASET) hardware built by the Boeing Company. A C-routine, DEBUG, and its supporting routines provide calibration and debug capabilities for the HAWK/ADDASET test bed. The programs were generated using a Zilog System-8000 UNIX-based development system which was chosen for compatibility with the Z8002-based single board computers used in the ADDASET system. Compatibility is such that compiled object modules and executables originating on the System-8000 can be transported directly to the computers in the ADDASET system.

Operation of the DEBUG test program, which is a very versatile multipurpose program, is described in Section II. Additional special purpose routines were developed during the hardware acceptance phase of the ADDASET program and are briefly described in Section III. Several user aids were also developed or identified during the acceptance process, and are described in Section IV. Conclusions and recommendations are presented in Section V.

#### II. DEBUG TEST PROGRAM

#### A. Introduction

The DEBUG test program is a versatile, multipurpose diagnostic program that can be used for operational verification or calibration of ADDASET hard-ware. Program execution is initiated after entering "debug". The program is fully menu-driven with the menu illustrated in Table 1 being displayed initially. As shown by the menu, five separate processes can be performed. The desired process can be chosen by the proper selection. Output and input discretes can be controlled as well as analog-to-digital converters (A/D's) and digital-to-analog converters (D/A's). There is also a routine to facilitate calibration of the system's analog buffers.

Discrete I/O control, analog I/O control, and analog buffer card calibration are described below. Additionally, some notes concerning DEBUG software design are provided.

# TABLE 1. Opening Menu

- O) Output byte to discrete channel
- I) Input byte from discrete channel
- A) A/D input routine
- D) D/A output routine
- C) Calibrate analog-buffer card
- E) Exit to monitor

Enter selection (0, I, A, D, C, E):

#### B. Discrete I/O Control

The ADDASET system currently supports three 8-bit discrete input and three 8-bit discrete output channels. The digital interface is required for monitoring and controlling the four binary signals originating on the missile (Radar Enable, End of Sustain, Pitch Precession, and Antenna Center commands) and the eight software emulated signals (Radar Enable, Head Enable, Elevon Enable, Test Mode, Test Select 1, Test Select 2, Analog Stabilization Loop Closure, and Antenna Center Mode). Each discrete has a corresponding LED indicator on the front panel of the interface rack to display the status of each bit. By selecting the Input/Output byte option from the main menu, the operator can either read discrete input channel A or specify an arbitrary bit pattern for output on a selected channel.

Press "0" or "o" to output a byte on a discrete channel. The system will prompt the user for the channel number (0-2) and the data in hex (0-FF). After entry, the output data is also echoed to the terminal screen.

Press "I" or "i" to input data from discrete channel A. Input data is displayed on the terminal screen and updated continuously. The input operation can be halted at any time by pressing the ESC key on the terminal keyboard.

# C. Analog I/O Control

The A/D and D/A options allow the operator to monitor the voltage at any of 24 analog inputs or specify an arbitrary voltage for output on any of 16 analog outputs. Voltages are displayed on the terminal screen in floating point. Real valued voltages can also be entered at the keyboard for output on a selected analog line.

Press "A" or "a" to convert an external analog voltage signal to digital for display on the terminal screen. The operator is prompted to select an analog input channel (0-23). The voltage is then displayed on the terminal screen and updated continuously until the ESC key is pressed.

Press "D" or "d" to output an arbitrary voltage. The operator is prompted to enter the channel number (0-15) and the output data. Output data can be any real number voltage within the limits of the power supply (+10V). The actual output value is echoed to the terminal after output on the selected channel.

# D. Calibrate Analog-Buffer Card

The analog-buffer card is the analog interface between the missile and the ADDASET rack. The buffer card's primary function is for adjustment of biases and gains associated with each analog I/O line on the interface rack. It also provides protection for missile and rack components. To aid in calibration of the analog-buffer card, the calibration option provides the menu shown in Table 2.

# TABLE 2. Analog-Buffer Card Calibration Menu

- G) select ground
- +) select plus(+) voltage
- -) select minus(2) voltage
- D) display A/D channels
- M) main menu

Select ground, plus voltage, and minus voltage options apply the corresponding signal to each of the analog inputs. The converted voltage can then be monitored using the display A/D function. In this configuration, the analog card can be calibrated by adjusting the gains and/or biases on the card until the correct voltage is displayed on the terminal. By pressing "G", "+", or "-", the inputs to the buffer card are either grounded, set to the precision positive calibration voltage, or set to the precision negative calibration voltage.

To monitor a particular channel, press "D" or "d" and input the desired A/D channel number (0-15) when prompted. The voltage presented to the selected channel is displayed on the terminal screen and is updated continuously until the ESC key is pressed. The escape key returns the user to the configuration menu.

Press "M" or "m" to exit the calibration menu and return to the opening menu.

#### E. DEBUG Software Notes

A listing of DEBUG code is presented in Appendix A. Some important pieces of information can be derived from this code. First, the program's menu format can be examined by examining the arguments of the "mess-c" functions. Also, the register addresses for I/O and control functions can be easily found in the code.

A large portion of the code was developed to facilitate manipulation of floating point numbers. Some of the routines are directly callable from C and some are not. It is useful to note that they can be used for a variety of applications.

# III. ADDITIONAL I/O TEST PROGRAMS

DEBUG resulted from the combination of a number of test and calibration programs. Several other routines were developed in addition to those included in DEBUG and they perform a variety of useful functions.

#### 1. ADDISP

ADDISP is particularly useful because it provides for the simultaneous display of up to seven of the 23 A/D channels. The user must supply the number of channels to be displayed at one time (1-7, do not choose 0). The user must also supply which ADC (1-23) should be displayed in each column (0-6) of the display. The user can then choose continuous updates (press C), discrete updates (press D), or pause (press P). A listing of ADDISP is provided in Appendix B.

# 2. DARAMP

DARAMP is also very useful as a verification tool. It generates a ramp output to a block of D/A's. The user must supply the start channel and stop channel of the block of D/A's to be exercised as well as the start value and stop value of the ramp. The user must also supply the step size of the ramp input divided by sixteen. Dynamic operation of the D/A's can be examined by using this routine, and each discrete level can be evaluated. A listing of DARAMP is provided in Appendix C.

#### 3. ADTODA

ADTODA facilitates simultaneous output to a D/A channel from an A/D channel. This permits operation verification by tying pairs of channels together. A listing of ADTODA is provided in Appendix D.

#### 4. DSOUT

DSOUT simply sequences all of the output discretes. The program is marginally useful, and its listing is provided in Appendix E.

# 5. ACTIVITY

ACTIVITY exercises the operation modes. It is marginally useful, and a listing of the program is provided in Appendix F.

# IV. EVALUATION/CALIBRATION AIDS

A detailed review of ADDASET documentation revealed that wiring information exists for all system interfaces. However, the information exists in various forms with no way to easily trace a signal from beginning to end. Figure 1 was developed in an effort to summarize the configuration and to provide a starting point for the wiring documentation. ADDASET/HAWK system elements are identified along with individual connectors. Each connector has been assigned a number, and they are provided in the figure. Additionally, the types of wiring and the numbers of lines have been identified. The most useful characteristic of the figure is the identification of the documentation that corresponds to each interface. The amount of interface documented by each piece of documentation and the set numbers of the corresponding documentation are also noted.




Figure 1. ADDASET wiring illustration.

Table 3. A/D and D/A Scaling

Hex	Volts	Decimal								
7FF0	+10	2047								
7320 6660	+9 +8	1842 1638								
5990	+7	1433								
4CC0	+6	1228								
3FF0	+5	1023								
3330	+4	0819								
2660	+3	0614								
1990	+2	0409								
OCDO	+1	0205								
0000	0	0								
F330	-1	-0205								
E670	-2	-0409								
D9A0	-3.	-0614								
CCDO	-4	-0819								
C010	-5	-1023								
B340 A670	-6 -7	-1228								
99A0	7 -8	-1433 -1638								
8CEO	-6 -9	-1842								
8010	-10	-2047								

であるからからない。これはおからなる

PARTIE MERCECOS REPORTOS MECANICAS RESPONSA MESTA PARTIE DE PARTIE

Another verification aid is provided in Table 3. It contains scaling numbers used by the A/D's and D/A's. However, its usefulness may be marginal since scaling is now provided within DEBUG code.

#### V. CONCLUSIONS AND RECOMMENDATIONS

The programs and aids described in this report provide a comprehensive means to verify ADDASET hardware operation and provide ADDASET calibration. They have been used in the acceptance testing phase of the ADDASET program and have been used to calibrate the analog components of the system. They have also been used to monitor missile discretes in the various modes of operation.

The C language used for program development has proved to be very advantageous for I/O type activities. Therefore, it is recommended that the language be used for all ADDASET programming which requires user or hardware interfaces.

The System-8000 development system used for program development has presented several difficulties. Consequently, it is recommended for alternative systems to be examined for program development. PC type systems should be carefully considered.

The ADDASET program now has the test bed required to begin the development of digital avionics techniques and the aids required to maintain that test bed. Therefore, the ADDASET program should proceed at a rapid pace.

APPENDIX A

DEBUG

```
Main program to allow user to modify D/A and output discretes a
       as monitor A/D and input discretes.
       Functions defined in debug.c module:
                   main()
                                         C routine provides for the men
                                         user interface.
        Externals { in_char,out_crlf,mess_c,in_int,out_int,da_out,cio
                      cio_outa, cio_outb, cio_outc, cio ina,ad in a,ad
                      fp_In, fp_out, fp_out_e, fpcon, fpconv, fdiv }
extern int
                in_char(),out_crlf(),in int(),out int(),da out();
extern
        int
                cio init(), cio outa(), cio outb(), cio outc(), cio ina();
                ad_In_a(),ad_in_b();
extern
        int
extern
        int
                mess_c();
extern long int
                         fp_in(),fp_out(),fp_out_e(),fpcon(),fpconv(),
                         fdIv();
        int
                         i,j,k,l,chan,data;
                         array[30], *point;
        int
        char
                        c,d,e,go,ok;
        long int
                         con3276p8,long1,long2;
main () {
        con3276p8 = fpcon("3276.8");
        cio_init(1,4000); /* sets up cio for input to cio2a and output
                    /* ciola, ciolb, ciolc */
        out_crlf(); /* clear a little bit of screen off */
        out crlf();
        mess_c("General Test Program V1.0 ");
        go = 'Y';
        while ( go == 'Y') ( out_crlf();
        out_crlf();
```

```
mess_c("0 - output byte to discrete channel\n\r");
mess_c("I - input byte from discrete channel\n\r");
mess c("A - A/D input routine\n\r");
mess c("D - D/A output routine\n\r");
mess c("C - Calibrate analog-buffer card\n\r");
mess c("E - Exit to monitor");
ok = 'N';
while ( ok != 'Y') {
        out crlf();
        mess c("Enter selection (O,I,A,D,C,E) :");
c = Wait_char();
if ((c == 'O') | (c == 'I') | (c == 'A') | (c == 'D')) ok = 'Y
if ((c == 'C') | (c=='E')) ok='Y';
out_crlf();
switch(c) (
        case '0' : {
                 out crlf();
                 mess_c("Enter discrete channel number (0-2) :"
                 ok='N';
                 while ( ok != 'Y') {
                         chan = in_dec();
                         if ((chan \le 2) & (chan \ge 0)) ok ='Y'
                          if (ok == 'N') (
                                  out_char(0x07);
                                  mess_c("Invalid channel. ");
                                  mess_c("Try again ");
                                  out_crlf();
} /* if */
                          } /* while */
                 out crlf();
                 ok='N';
                 while (ok != 'Y') (
                         mess c("Enter channel ");
                          out Int(chan);
                         mess c(" data (0-FF) :");
                          data=in int();
                          if ((data >= 0) & (data <= 256)) ok='Y
                          ) /* while */
                 out crlf();
                 switch (chan) {
                          case 0: cio_outa(data);
                          break;
                          case 1: cio_outb(data);
                                  break:
                          case 2: cio_outc(data);
                                  break;
                          default: break;
                          } /* switch */
```

Control of the Contro

200 A A A A

```
out_crlf();
        mess_c("Data (");
        out_int(data);
        mess_c(") present on channel ");
        out_Int(chan);
        out_crlf();
        break;
        }
case 'I': {
        out_crlf();
        out crlf();
        mess_c("Press ESCape to exit ");
        out crlf();
        out_crlf();
        mess_c("Input discrete data ");
        out_crif();
        mess_c("b0 b1 b2 b3 b4 b5 b6 b7");
        out_crlf();
        out_char(0x0d);
                j=1;
                while ( j <= 128) {
                        k = (j & data);
if (k ==0) mess_c("0
                                               ");
                        if (k !=0) mess_c("1 ");
                        j *= 2;
        out_crlf();
        break;
case 'A': {
        out_crlf();
ok='N';
        while (ok != 'Y') {
                mess_c("Enter channel number (0-23) :"
                chan=in_dec();
                if ((chan \le 23) & (chan \ge 0)) ok='Y'
                } /* while */
        out_crlf();
        mess c("Press ESCape to exit ");
        out crlf();
        out_crlf();
        mess_c("A/D channel ");
        out_Int(chan);
        out_crlf();
```

THE RESERVE OF THE PROPERTY OF

```
while ((c=in char()) != 0xlb) {
                 point=array;
                  ad_in_a(point,1);
                 point=array+12;
                  ad_in_b(point,1);
                  data=array[chan];
                 out_char(0x0d);
out_int(data);
                  long2=data;
                  out_char(' ');
                  fp_out(fdiv(fpconv(long2),con3276p8));
         out crlf();
        break;
case 'D' : {
         out_crlf();
ok ='N';
         while (ok != 'Y') {
                  mess_c("Enter channel number (0-15) :"
                  chan=in_dec();
                  out_crlf();
                  if \overline{((chan >= 0))} (chan <= 15)) ok ='Y
                  if (ok == 'N') {
                           out_char(0x07);
                           mess c("Invalid channel number
                           mess_c("Try again");
                           out_crlf();
                  out_crlf();
                  out_crlf();
                  mess_c("Enter data for channel ");
                  out_Int(chan);
                  mess c(" :");
                  data=in int();
                  array[0]=data;
                  point=array;
                  da_out(point,chan,1);
                  mess_c("Data (");
out_int(array[0]);
                  mess_c(") present on channel ");
out_int(chan);
                  out_crlf();
                  break;
                  }
```

```
mess_c("\n\n\r");
                mess c("Analog buffer card calibration
                mess_c("\n\r");
                mess c("G - select ground\n\r");
                mess_c("+ - select plus voltage\n\r");
                mess c("- - select minus voltage\n\r")
                mess_c("D - display A/D channels\n\r")
                mess_c("M - main menu");
                 c = wait_char();
                 if (c=='M') break;
                 switch (c) {
                 case 'G': {
                         cio_outa(0x48);
                         mess_c("\n\rTest mode: Ground\
                         break;
                 case '+': {
                         cio_outa(0x78);
mess_c("\n\rTest mode: Plus\n\
                         break;
                 case '-': {
                         cio_outa(0x58);
                         mess c("\n\rTest mode: Minus\n
                         break;
                 case 'D': {
                         mess_c("\n\rChannel :");
i=in_dec();
                          if (I > 15) (
                            mess_c("\n\rToo big\n\r");
                            break;
                         if(i < 0) (
                            mess_c("\n\rToo small\n\r")
                             break:
                     mess_c("\n\rPress ESCape to exit.\
                         while ((c=in_char()) != 0x1b)
                                  point=array;
                                  ad in a(point,1);
                                  point=array+12;
                                  ad_in_b(point,1);
                                  data=array[i];
                                  long2=data;
                                  long2=fpconv(long2);
                                  long2=fdiv(long2,con32
                                  fp_out(long2);
                                  out char(0x0d);
                                  } /* while */
                          break;
                          } /* case 'D' */
```

The second second

Sec. 12.00

```
} /* switch */
} /* while */
break;
} /* case 'C' */

default: go='N';
} /* switch */
} /* while */
} /* main */
```

# Functions defined in inout c.s module:

in char Assembly routine to check whether a character

available in the receive buffer register of th

UART from the keyboard.

ENTRY: none

EXIT: RLO = 0, if no character was available

RLO = charactér, otherwise

wait\_char Assembly routine to wait for a character to be

available from the keyboard.

ENTRY: none

EXIT: RL0 = character

out char Assembly routine to transmit one character to

console port (terminal).

ENTRY: RL7 = character to output

EXIT: none

out crlf Assembly routine to transmit a <CR><LF> to the

console port (terminal)

ENTRY: none EXIT: none

mess c Assembly routine to transmit a sequence of nul

terminated characters to the console port (ter ENTRY: R7 = address of start of string buffer

EXIT: none

out\_int Assembly routine to convert a 16-bit integer t

ascii-hex and send the characters to the conso

port (terminal).

ENTRY: R7 = 16-bit integer to print EXIT: none

in\_int Assembly routine to accept a 16-bit hex intege

constant from the keyboard. The characters are echoed to the console port (terminal) as they input. Any out-of-band characters cause an err message to be displayed and the conversion is

again.

ENTRY: none

EXIT: R2 = 16-bit result

Externals ( NONE )

```
_inout_c MODULE
! RAM ALLOCATION CONSTANTS !
CONSTANT
! SCC REGISTER ADDRESSES !
                %FC21
SCCOA
       :=
                %FC31
SCCDA
GLOBAL
 in_char PROCEDURE
ENTRY
! INPUT A CHARACTER FROM THE TERMINAL !
                                          !CHAR RECEIVED?!
                RLO,SCCOA
TINPUT: INB
        BITB
                 RLO, #0
                 Z, TDONE
                                          !JP IF NOT!
        JR
                                          !INPUT CHAR!
                 RLO, SCCDA
        INB
                                          !CLEAR PARITY BIT!
                 RLO,#7
        RESB
                 RL2,RL0
        LDB
                 RH2
         CLRB
        RET
                 R2
TDONE: CLR
         RET
END _in_char
 wait char PROCEDURE
 ENTRY
 ! INPUT A CHARACTER FROM THE TERMINAL !
                                          !CHAR RECEIVED?!
                 RLO,SCCOA
 TWAIT:
         INB
         BITB
                 RLO, #0
                 Z, TWAIT
                                           !JP IF NOT!
         JR
                                           !INPUT CHAR!
                 RLO, SCCDA
         INB
                                           !CLEAR PARITY BIT!
         RESB
                 RLO,#7
                 RL2,RL0
         LDB
```

CLRB

RET

END \_wait\_char

RH2

```
out_char PROCEDURE
ENTRY
        LDB
                 RLO, RL7
! OUTPUT A CHARACTER TO THE TERMINAL !
TOUTCH: PUSH
                 @R15,R1
        LDAR
                 R1,$+6
                 TOCHNS
        JR
        POP
                 R1, @R15
        RET
! OUTPUT CHARACTER TO TERMINAL WITHOUT USING RAM !
TOCHNS: INB
                 RHO, SCCOA
        BITB
                 RHO, #2
                 Z, TOCHNS
        JR
TOUT10: OUTB
                 SCCDA, RLO
        JP
                 @R1
END _out_char
 out_crlf PROCEDURE
ENTRY
         LDB
                 RLO, # ' %R'
                 TOUTCH
         CALR
         LDB
                 RLO, #'%L'
                 TOUTCH
         JR
END _out_crlf
_mess_c PROCEDURE
ENTRY
print2: 1d
                 r6,@r7
         inc
                 r7,#2
         1db
                 rll, rh6
         cpb
                 rl1,#0
         ret
                 print3
         calr
         1db
                 rl1,rl6
         cpb
                 r11,#0
         ret
                 print3
         calr.
                 print2
         jр
print3: inb
                  rho, SCCOA
         bitb
                  rh0,#2
         jr
                  z,print3
```

TO SERVICE THE SER

SCCDA, rl1

outh

ret

END \_mess\_c

```
out_int PROCEDURE
ENTRY
         ldb
                  rl1,rh7
         call
                  out_byte
         ldb
                  rll,rl7
         call
                  out_byte
         ret
out_byte:
                  rlo, rl1
rlo, #%ofo
         ldb
         andb
         srlb
                  rl0,#4
         call
                  out_nib
         ldb
                  rlo,rl1
         andb
                  r10,#%0f
         call
                  out_nib
         ret
out_nib:
         addb
                  rl0,#%0030
         cpb
                  r10,#$3a
                  c,out_nib2
rl0,#%07
         jr
         addb
out_nib2:
         inb
                  rh0,SCCOA
         bitb
                  rh0, #2
         jr
                  z,out_nib2
         outb
                  SCCDA, rlo
         ret
END _out_int
```

#### Functions defined in rtc.s module:

cio init Assembly routine to initialize the CIO chips w are responsible for Real-Time-Clock (RTC) inte and discrete (bit) I/O to the Digital Avionics interface rack. The three discrete ports on th CIO chip are initialized as follows: PORTA input only input\_only PORTB PORTC input only The three ports on the second CIO chip are ini as follows: PORTA output\_only output\_only
output\_only PORTB PORTC (see the CIO chip manual for more information) ENTRY: none EXIT: none rtc\_init Assembly language routine which is installed a interrupt vector for RTC interrupts. The routi calls the head\_tracking\_stabilization loop and returns. This routine is installed in the PSAP the Z8000 as an optional function of CIO INIT ENTRY: none (interrupt) EXIT: none cio\_ina Assembly language routines to input-from/outpu cio\_outa the CIO chips. All cio inx routines acquire in cio\_inb from the first CIO chip, port x. All cio outx cio\_outb routines send output to the second CIO chip cio\_outc ENTRY: RL7 = data to output (for output, or none, for input) EXIT: RL2 = none (for output, or

8-bit data, for input)

Externals ( mess\_c,out\_char,out\_int,out\_crlf,head,Cycle\_Cntr )

# \_cio\_control MODULE

#### CONSTANT

DDR2C

SIOCR2C :=

:=

\*FEOD

\*FEOF

```
CIO1
                 %fd01 ! base address of CIO-1!
                        ! master interrupt control register !
MICR1
       :=
                %fd01
MCCR1
       :=
                 CIO1+2 ! master configuration control register !
CTCSR11 :=
                 CIO1+20 ! Counter/Timer-1 command and status register
CTCSR12 :=
                 CIO1+22 !
CTMSR11 :=
                 CIO1+56 ! Counter/Timer-1 mode specification register
                 CIO1+58 ! Counter/Timer-2 mode specification register
CTMSR12 :=
                 CIO1+34 ! Counter/Timer-1 current count LSB !
CTCCR1L1 :=
CTCCR1L2 :=
                CIO1+38 ! Counter/Timer-2 current count LSB !
CTCCR1H1 :=
                CIO1+32 ! Counter/Timer-1 current count MSB !
CTCCR1H2 := CIO1+36 ! Counter/Timer-2 current count MSB !
CTTCR1L1 :=
               CIO1+46 ! Counter/Timer-1 time constant register LSB !
CTTCR1H1 :=
CTTCR1L2 :=
CTTCR1H2 :=
CTIVR :=
                CIO1+44 ! Counter/Timer-1 time constant register MSB !
                CIO1+50 ! Counter/Timer-2 time constant register LSB !
                CIO1+48 ! Counter/Timer-2 time constant register MSB ! CIO1+8 ! Counter/Timer-1 interrupt vector register !
```

#### ! CIO REGISTER ADDRESSES !

```
IVR1A
                    %FD05
                            ! cio 1, port A, interrupt vector register !
IVR1B
         :=
                    %FD07
                            ! cio 1, port B, interrupt vector register !
IVR1CT :=
                            ! cio 1, counter/timer interrupt vector regist
                    %FD09
DPPR1C :=
                    %FD0B
                            ! cio 1, port C, data path polarity register !
DDR1C
          :=
                    %FD0D
                             ! cio 1, port C, data direction register !
                            ! cio 1, port C, special I/O register ! ! cio 1, port A, command and status register ! ! cio 1, port B, command and status register !
SIOCR1C :=
                    %FD0F
PCSR1A :=
                    %FD11
PCSR1B :=
                   %FD13
        :=
PDR1A
                   %FD1B
                            ! cio 1, port A, data register !
PDR1B
        :=
                   %FD1D
                            ! cio 1, port B, data register !
%FD1F
                            ! cio 1, port C, data register !
                   %FD3F
                            ! cio 1, counter/timer current vector !
                   %FD41
                            ! cio 1, port A, mode specification register !
                    %FD43
                            ! cio 1, port A, handshake specification regis
                            ! cio 1, port A, data patch polarity register ! cio 1, port A, data direction register ! cio 1, port A, special I/O register ! ! cio 1, port B, mode specification register ! ! cio 1, port B, handshake specification regis
%FD45
                            ! cio 1, port B, data path polarity register !
                            ! cio 1, port B, data direction register !
                            ! cio 1, port B, special I/O register !
                             ! same as CIO-1 (above) !
         :=
IVR2A
                    %FE05
 IVR2B
          :=
                    %FE07
 IVR2CT :=
                    %FE09
DPPR2C :=
                    %FE0B
```

```
PCSR2A :=
                %FE11
PCSR2B :=
                %FE13
PDR2A
       :=
                %FE1B
PDR2B
        :=
                %FE1D
PCDR2
        :=
                %FE1F
CVR2
        :=
                %FE3F
PMSR2A :=
                %FE41
PHSR2A :=
                %FE43
DPPR2A :=
                %FE45
DDR2A
        :==
                %FE47
SIOCR2A :=
                %FE49
PMSR2B :=
                ₹FE51
PHSR2B :=
                ₹FE53
DPPR2B :=
                ¥FE55
DDR2B
      :=
                %FE57
SIOCR2B :=
                %FE59
EXTERNAL
        _mess_c
                         PROCEDURE
        _out_char
_out_int
_out_crlf
_head
                         PROCEDURE
                         PROCEDURE
                         PROCEDURE
                         PROCEDURE
        _Cycle_Cntr
                         WORD
GLOBAL
        _int flag
                         WORD:
GLOBAL
_cio_init PROCEDURE
ENTRY
! on entry r7 contains the desired time constant !
! first initialize the interrupt stuff !
        di
                vi,nvi
                                 ! disable vi,nvi !
        ldb
                rl0,#%01
                                 ! do a Cio reset !
        outb
                MICR1, rlo
                                 ! by setting the reset bit !
        ldctl
                rl,psapoff
                                 ! current PSAP (should be %FD00) !
        add
                 r1,#%1C
                                 ! offset to FCW location !
        ld
                 r0,#$4000
                                 ! setup FCW for vectored interrupts !
        1d
                 @r1,r0
                                 ! store $4000 at xxlc in PSAP !
        add
                 r1, #02
                                 ! add to to get next address !
        1d
                 @rl,#_rtc_int
                                 ! set vector to our guy !
        push
                 @r15,r7
                                 ! save r7 just in case !
                                 ! save r6 just in case !
        push
                 @r15,r6
```

```
ldb
                 rl0,#$00
                                  ! set MIE (mast. int. en) !
        outb
                MICR1, rlo
                                  ! put back out !
        ldb
                 rl0,#%82
                                  ! enable sqr wave, continuous cycle! ! put it back now !
        outb
                 CTMSR11, rlo
                 CTMSR12,r10
        outb
        ldb
                 r10,#00
                                  ! zero the interrupt vector !
                                  ! of CT-3 CIO-1 ?
        outb
                 CTIVR, rlo
        pop
                 r6,@r15
                                  ! get time constant for CT-2 !
        outb
                 CTTCR1L2, r16
                                  ! set up CTTCR1L2 !
        outb
                 CTTCR1H2, rh6
        pop
                 r7,@r15
                                  ! set up time constant for CT-1 !
                 CTTCR1L1, r17
        outb
                                  ! lsh !
        outb
                 CTTCR1H1, rh7
                                  ! msh !
        ldb
                 rl0, #%c0
                                   ! set IE for Counter/Timer 2 !
                                  ! and same for C/T 2 !
        outb
                 CTCSR12,r10
        ldb
                 rl0, #%e0
                                   ! clear IE for C/T 1 !
        outb
                 CTCSR11, rlo
        ldb
                 r10,#%17
                                   ! enable (timer-1 clocks timer-2), !
                                   ! ports A,B, and C of unit 1 !
        outb
                 MCCR1, rlo
                                   ! using MCCR !
! unit 1 initialization !
! set MSR Port A & B to input single buffer !
        ldb
                 r10,#%10
                 PMSR1A, r10
        outb
        outb
                 PMSR1B, r10
! clear PCSR's, DPPR's, and SIOCR's !
        clr
                 ro
                 PCSR1A, r10
        outb
        outb
                 PCSR1B, rlo
        outb
                 DPPRIA, rlo
                 DPPR1B, rlo
        outb
        outb
                 DPPR1C, rlo
        outb
                 SIOCR1A, rlo
                 SIOCR1B, rlo
        outb
        outb
                 SIOCRIC, rlo
! set Data Direction for input !
         ldb
                 rlo,#%ff
         outb
                 DDR1A, rlo
                 DDR1B, rlo
         outb
         outb
                 DDR1C, rlo
```

STAN MARKEL PASSES ARROWS SANSES SANSON

```
! unit 2 initialization !
! clear the reset bit !
        clr
                 r0
        outb
                 MICR2, rlo
! set MSR Port A & B to output single buffered !
        ldb
                 rl0,#%10
         outb
                 PMSR2A, rlo
        outb
                 PMSR2B, rlo
! clear PCSR's, DPPR's, and SIOCR's !
                 ro
         clr
                 PCSR2A, rlo
         outb
         outb
                 PCSR2B, rlo
         outb
                 DPPR2A, rlo
         outb
                 DPPR2B, rlo
                 DPPR2C, rl0
         outb
                 SIOCR2A, rlo
         outb
         outb
                 SIOCR2B, rlo
         outb
                  SIOCR2C, rlo
! set Data Direction for output !
         outb
                  DDR2A, rl0
                  DDR2B, r10
         outb
         outb
                  DDR2C, rlo
! enable ports A, B, & C !
         ldb
                  r10,#%94
         outb
                  MCCR2, rl0
                                   ! enable master interrupts !
         ldb
                  rl0,#%80
                  MICR1, r10
         outb
         ldb
                  rl0, #%06
                                   ! set trigger and gate bits C/T 1!
                  CTCSR11, r10
         outb
                                   ! and C/T 2 !
         outb
                  CTCSR12, rlo
         ei
                  vi,nvi
                                   ! end of initialization !
         ret
```

Sec. 50.00

END \_cio\_init

```
_rtc_int PROCEDURE
ENTRY
! routine to service the rtc interrupt(s) !
        ldm
                regs_save,r0,#15
                                          ! save the context at entry !
        ldb
                 r10, #%26
                                          ! clear IUS, IP bits of C/T 2 !
        outb
                 CTCSR12,r10
                  _head
         call
                                            not for debug!
                                            not for debug !
         inc
                  _Cycle_Cntr
        ldm
                                          ! restore context !
                 r0, regs_save, #15
        iret
                                         ! return from interrupt !
END _rtc_int
regs_save:
                         [16 WORD]
                 ARRAY
_cio_ina PROCEDURE ENTRY
! input port A !
        inb
                 rl2,PDR1A
END _cio_ina
 _cio_outa PROCEDURE
! output port A !
                 PDR2A, rl7
        outb
        ret
END _cio_outa
 cio_inb PROCEDURE
ENTRY
! input port B !
         inb
                 rl2, PDR1B
END _cio_inb
```

#### Functions defined in ad da.s ad in a Assembly language subroutine to acquire 12 bit data from first set of 12 A/D channels. All 12 channels are converted. ENTRY: R7 = address of data buffer (must cont at least 24 bytes of free space) R6 = 1 if first call, 0 if not EXIT: none ad\_in\_b (Same as ad in a, except for channels 12-23) Assembly language subroutine to output 12-bit da out data to the D/A converter. ENTRY: R7 = address of data buffer R6 = Start channel (0-15) R5 = Number of channels (0-15)EXIT: none Externals { cio\_outc,cio\_outb,cio\_outc } \_ad\_da MODULE CONSTANT ! A D INPUT BASE ADDRESS ! **%**1600 BASE1 ;= BASE2 \$f610 := CSRL1 ;= BASE1 SCRL1 ;= BASE1+2 **MARL1** ;= BASE1+4 DREG1 := BASE1+6 CSRL2 := BASE2 SCRL2 := BASE2+2 MARL2 := BASE2+4 DREG2 := BASE2+6 RDY := 15 ! because of byte swap ! PND . := 2 ! when doing word I-O ! CAT ;= 1 **FST** ;= 0 ! D A OUTPUT CHANNEL BASE ADDRESS ! BASE \$£710 := CHANO ;= BASE CHAN1 ;= BASE+2 CHAN2 ;= BASE+4 CHAN3 ;= BASE+6

CHAN4

CHAN5

:=

:=

BASE+8

BASE+10

```
CHAN6
                BASE+12
        :=
CHAN7
       :=
                BASE+14
BASE3
        :=
                $£720
CHAN8
        :=
                BASE3
CHAN9
        :=
                BASE3+2
CHAN10 :=
                BASE3+4
CHAN11
       :=
                BASE3+6
CHAN12 :=
                BASE3+8
CHAN13 :=
                BASE3+10
CHAN14
       :=
                BASE3+12
CHAN15 :=
                BASE3+14
EXTERNAL
        _cio_outc
                         PROCEDURE
                         PROCEDURE
        _cio_outa
                         PROCEDURE
GLOBAL
 ad in a PROCEDURE
ENTRY
! r7 has the load address for data (passed from C) !
! r6 has: 1 if start/stop channels are to be updated !
          O if start/stop channels have already been initialized !
! check for first time thru !
                                          ! init bit !
        ld
                 r4,r6
                 r4,#1
                                          ! 1 means re-init !
        СĎ
        jr
                 z,ad07
                                          ! go if init desired !
        in
                 r1,CSRL1
        bit
                 r1, #PND
        jr
                 z,ad37
ad07:
                                          ! output init bit to control !
        ld
                 ro,#%0010
        out
                 CSRL1, r0
                                          !wait for CAT to clear !
ad10:
         in
                 r1,CSRL1
        bit
                 rl, #CAT
                 nz,ad10
         jr
                                          ! write 1 to scan !
         ld
                 ro,#$0100
        out
                 SCRL1, r0
                                          ! wait for CAT to clear !
ad20:
                 r1,CSRL1
         in
        bit
                 r1, #CAT
         jr
                 nz,ad20
                                          ! write 0 to scan !
         ld
                 ro,#%0000
         out
                 SCRL1, r0
                 r1,CSRL1
ad25:
                                          ! wait for CAT to clear !
         in
                 rl, #CAT
         bit
         jr
                 nz,ad25
                                          ! set SCN bit in control !
         ld
                 r1,#$0800
         out
                 CSRL1, r1
                                          ! set pacer to 100KH !
         ld
                 r1,#80072
         out
                 MARL1, r1
                                          ! wait for scan to clear !
ad30:
         in
                 r1,CSRL1
                 r1, #CAT
         bit
                 nz,ad30
         jr
```

! do all 12 channels !

Ĭd

r6,#%0b

```
SCRL1, r6
        out
ad35:
        in
                rl, CSRL1
                                        ! wait for CAT to clear !
        bit
                rl, #CAT
                nz,ad35
r1,#%0900
        jr
ad37:
        ld
                                          ! set SCN and software trigger
                 CSRL1, r1
        out
ad40:
        in
                 rl, CSRL1
                                          ! wait for CAT to clear !
        bit
                rl, #C r z,a! netiocodad4 ld
                                                       r2,#%0C
        ld
                 r3, r7
                                          ! start address from C !
ad401:
       in
                 r1,CSRL1
        bit
                 r1, #RDY
                 z,ad401
        jr
                 ro, DREG1
        in
        exb
                 rho, rlo
        ld
                 @r3,r0
        inc
                 r3,#2
        djnz
                                         ! loop till all data read !
                r2,ad401
        ret
! end of new section !
END _ad_in_a
 ad_in b PROCEDURE
ENTRY
! check for first time thru !
        ld
                r4, r6
                                          ! init bit !
        СР
                 r4,#1
                                          ! see if re-init desired !
                 z,ad4f
        jr
        in
                 r1,CSRL2
        bit
                 rl, #PND
        jr
                 z,ad77
ad4f:
        ĺđ
                 ro, #%0010
                                          ! output INIT bit to control !
                 CSRL2, ro
        out
ad50:
        in
                 r1,CSRL2
                                          ! wait for CAT to clear !
                 rl, #CAT
        bit
        jr
                 nz,ad50
                 ro,#%0100
        ld
                                          ! write 1 to scan !
                 SCRL2, r0
        out
ad60:
                 r1,CSRL2
        in
                                           ! wait for CAT to clear !
        bit
                 rl, #CAT
        jr
                 nz,ad60
        ld
                 r0,#%0000
                                           ! write 0 to scan !
                 SCRL2, ro
        out
ad65:
                 r1,CSRL2
        in
                                           ! wait for CAT to clear !
        bit
                 rl, #CAT
        jr
                 nz,ad65
         ld
                 r0,#%0800
                                          ! set SCN bit in control !
        out
                 CSRL2,r0
                 r1,#%0072
        1d
                                          ! set pacer to 100KH !
        out
                 MARL2, r1
ad70:
         in
                 r1,CSRL2
                                          ! wait for CAT to clear !
```

The state of the s

r1, #CAT

bit

```
nz,ad70
        jr
        1d
                r6,#%0b
        out
                SCRL2, r6
                r1,CSRL2
                                          ! wait for CAT to clear !
ad75:
        in
        bit
                rl, #CAT
                nz,ad75
        jr
                                          ! set SCN and software trigger
ad77:
                r1,#%0900
        ld
                CSRL2, r1
        out
ad80:
                r1,CSRL2
                                          ! wait for CAT to clear !
        in
        bit
                 rl, #CAT
        jr
                 nz,ad80
! new section !
ad800: 1d
                r2,#%0c
        1d
                r3, r7
                 r1,CSRL2
ad801:
        in
        bit
                 r1, #RDY
        jr
                 z,ad801
                 ro, DREG2
        in
                 rho, rlo
        exb
        ld
                 @r3,r0
                 r3,#2
        inc
        djnz
                 r2,ad801
                                          ! end of routine !
        ret
END _ad_in_b
 da out PROCEDURE
ENTRY
! r7 has the data address, r6 has the start channel, r5 has the # chan
                 r5,#0
                                  ! see if done !
daloop: cp
                                  ! return if done !
         ret
                 r3,r6
                                  ! next channel number !
         14
         inc
                 r6,#1
                                  ! get next data !
         1d
                 r2,@r7
         inc
                 r7,#2
                                  ! point to next data !
         calr
                 outda
                                  ! output one word !
                                  ! decrement channel counter !
         dec
                 r5,#1
                                  ! loop till done !
         jr
                 daloop
outda:
         ср
                 r3,#3
         jr
                 gt,doit
                                  ! save r7 for now !
         push
                 @r15,r7
                                  ! set write enable of 74LS138 !
         ld
                 r7,#2
         call
                  cio outc
         1d
                 r7, r3
                                  ! output channel number to cio !
         and
                 r7,#3
                                  ! only allow channels 0-3 !
                 _cio_outb
r7,#3
         call
         ld
                                  ! disable 74LS138 !
         call
                  cio outc
                 F7, @F15
         pop
doit:
         s11
                                  ! multiply channel by 2 !
                 r3,#1
         ld
                 r4,#%£710
                                  ! start address of D/A channels !
```

```
add r4,r3 ! add offset to start address!
exb rh2,rl2 ! exchange bytes for output!
out er4,r2 ! output the word to the Dig-Analog co
ret ! end of the routine!

END _ad_da

END _ad_da
```

ASSESSED FOR STANDARD CONTRACTOR CONTRACTOR

Functions defined in fp\_subs.s module:

All of the below subroutines are used to manipulate floating point data.

```
"C"-interface routines
       The following routines are directly callable from "C".
        A brief summary of the function and an example syntax
        is given below.
fadd
        add two floating point numbers
                fp_result = fadd(fp1,fp2);
        multiply two floating point numbers
fmul
                fp result = fmul(fp1,fp2);
fdiv
        divide two floating point numbers (fp1/fp2)
                fp result = fdiv(fp1,fp2);
fcmp
        compare two floating point numbers and returns a longw
        result:
                comparison
                                        returns
                fp1 < fp2
                                         -1
                                          0
                fp1 = fp2
                fp1 > fp2
        ex:
                long result = fcmp(fp1,fp2);
fint
        extracts the integer portion of a floating point numbe
        returns the result as a longword integer.
                long_result = fint(fpl);
frac
        extracts the fractional portion of a floating point nu
                fp_result = frac(fpl);
fsub
        subracts two floating point numbers.
                fp result = fsub(fp1,fp2);
fp_in
        allows keyboard input of floating point number. The ro
        accepts standard forms for input (including exponentia
                fp_result = fp_in();
fp_out displays a floating point number in non-exponential fo
                fp_out(fp1);
fp_out_e displays a floating point number in exponential forma
fpconv converts a long_integer to floating point representati
                fp_result = fpcon(long_int);
```

```
obtains the floating point equivalent of a character s
fpcon
        expression.
               fp result = fpcon("-10.256E-3");
        Assembly-interface routines
        The following routines are not directly callable from
        "C". A brief summary of the function is given below.
        In each case:
           ENTRY:
                 RR4 = floating point argument 1
                 RR2 = floating point argument 2 (optional)
           EXIT:
                 RR2 = resulting number (may be floating point
                       longword integer
                             RR2 = RR4+RR2

RR2 = RR2*RR4

RR2 = RR2/RR4

RR2 = frac(RR2)

RR2 = sgn(RR2-RR4)
fp_add
               add
                                                           (fp re
               multiply
fp_mult
                                                           (fp re
               divide
fraction
compare
fp_div
                                                           (fp re
fp_frac
                                                           (fp re
fp_cmp
                                                           (long
                integer
                                RR2 = int(RR2)
fp_int
                                                           (long
        Assembly-utility routines
         The following routines are not directly callable from
         "C". A brief summary of the function is given below.
                separates the "sign" "exponent", and "mantissa
mul mant
               multiplies two mantissas together
div_mant
               divides two mantissas
                recombines the "sign", "exponent", and "mantiss
unsplit
```

Externals ( out\_dec,out char,in string,out\_crlf,mess\_c,out\_int )

```
fp subs MODULE
EXTERNAL
                        procedure
        out dec
        _out_char
                        procedure
        _in_string
                        procedure
        _out_crlf
                        procedure
        _mess_c
_out_int
                        procedure
                        procedure
GLOBAL
fadd PROCEDURE
ENTRY
        ! C callable procedure to perform floating point addition of !
        ! two numbers (must be floating point) and return the result !
        ! ENTRY:
                rr6 = addend
                rr4 = additive
           EXIT:
                rr2 = addend + additive
                                          ! substitute rr2 for rr6 !
        ldl
                 rr2,rr6
                 fp_add
                                          ! which is used in fp add !
        call
         ret
                                          ! already in rr2 !
END _fadd
_fmul PROCEDURE
ENTRY
         ! C callable procedure to perform floating point multiplicatio
         ! of two numbers (must be floating point) and return the resul
         ! ENTRY:
                 rr6 = multiplicand
                 rr4 = multiplier
            EXIT:
                 rr2 = multiplicand * multiplier
                                          ! rr2 for fp mult !
         1dl
                 rr2,rr6
         call
                 fp_mult
         ret
 END _fmul
```

```
_fdiv PROCEDURE
ENTRY
           ! C callable procedure to perform floating point division ! ! of two numbers (must be floating point) and return the resul
           ! ENTRY:
                      rr6 = dividend
                      rr4 = divisor
             EXIT:
                      rr2 = dividend/divisor
           ldl
                      rr2, rr6
           call
                      fr_div
           ret
END _fdiv
_fcmp PROCEDURE
ENTRY
           ! C callable procedure to compare two floating point numbers ! ! A and B and return either a -1, 0, or a 1 to represent: !
                 A<B, A=B, and A>B, respectively
            ! ENTRY:
                      rr6 = A
                      rr4 = B
              EXIT:
                      rr2 = -1,0,1
            ldl
                      rr2, rr6
            call
                       fp_cmp
            ret
```

The second of th

END \_fcmp

```
_fint PROCEDURE
ENTRY
        ! C callable routine to return a LONG INTeger representing !
        ! the integer part of a floating point number !
        ! ENTRY:
                rr6 = floating point number of return integer part of
          EXIT:
                rr2 = integer part of rr6 (not in floating point)
        ldl
                rr2,rr6
        call
                fp_int
        ret
END _fint
_frac PROCEDURE
ENTRY
        ! C callable procedure to return the fractional part of a !
        ! floating point number as a floating point number !
                rr6 = floating point number (input)
          EXIT:
                rr2 = fractional part of input (floating point format)
        ldl
                rr2, rr6
                fp_frac
        call
        ret
END _frac
```

```
_fsub PROCEDURE
ENTRY
        ! C callable procedure to perform subtraction on two floating
        ! point numbers !
        ! ENTRY:
                rr6 = subtrahend
                rr4 = subtractor
          EXIT:
                rr2 = subtrahend - subtractor
                r4, #%8000
                                         ! make subtractor negative !
        xor
        1d1
                rr2, rr6
                                         ! and add to negated subtracto
        call
                fp_add
        ret
                                         ! the end !
END _fsub
fp add PROCEDURE
ENTRY
! rr2 contains bit encoded data to add to rr4 !
! this routine destroys all other register data and returns the
  result in rr2 !
        ldl
                                         ! save addend !
                 argl,rr2
                                         ! save additive !
        ldl
                arg2,rr4
                                         ! if addend is zero, then !
        cpl
                rr2,#0
                                         ! return additive, else jump !
                nz, fpadl
        jr
        Idl
                                         ! result is additive if zero !
                rr2,rr4
        ret
                                         ! done !
fpad1:
                                         ! if additive is zero, then !
         cpl
                rr4,#0
                                         ! return addend, else jump !
         jr
                 nz,fpad2
        ret
                                         ! additive was zero, so result
                                         ! is already in rr2 !
fpad2:
        call
                split
                                         ! test for negative mant !
         testl
                 argl
                                         ! go if positive !
                 pl,fpad3
         jr
         ldl
                 rr6,#0
                                         ! make negative by subtraction
```

the control of the streets of the st

! and move result back into rr

! done !

rr6, rr10

rr10, rr6

subl

ldl

```
fpad3:
                                           ! same as for addend !
        testl
                 arg2
                 pl,fpad4
        jr
        ldl
                 rr6,#0
        subl
                 rr6, rr8
        ldl
                 rr8, rr6
fpad4:
                                           ! while (aexp <> bexp ) ... !
! go if equal !
                 r12,r13
        jr
                 z,fpad7
        jr
                 gt,fpad5
                                           ! go if aexp > bexp !
                 r12,#1
                                           ! increment aexp !
        inc
                                           ! divide amant by 2 !
        sral
                 rr10,#1
                 fpad6
                                           ! skip next part !
        jr
fpad5:
                                           ! increment bexp !
        inc
                 r13,#1
        sral
                                           ! bexp = bexp/2 !
                 rr8,#1
fpad6:
        jr
                 fpad4
                                           ! end while....!
fpad7:
         cpl
                 rr10,#0
                                           ! if one was shifted out !
                 nz, fpad8
                                           ! go if amant is not zero !
         jr
         ldl
                 rr2, arg2
         ret
fpad8:
                                           ! see if other shifted out !
         cpl
                 rr8,#0
                 nz, fpad9
         jr
         ldl
                 rr2, arg1
         ret
fpad9:
         addl
                 rr8, rr10
                                           ! add mantissas !
         ! now, resulting mantissa is in rr8, resulting exponent in rl3
         ld
                                           ! zero negative sign flag !
                 sign,#0
         testl
                                           ! see if mantissa negative !
                 rr8
                                           ! go if positive !
         jr
                 pl,fpad10
         ldl
                                           ! else make positive !
                 rr6,#0
         subl
                 rr6, rr8
                                           ! and put back into rr8 !
         ldl
                  rr8,rr6
                                           ! done !
         1d
                  sign, #%ff
                                           ! set negative sign flag !
                                           ! put sign in r12 for unsplit
         ld
                 rl2, sign
         call
                 unsplit
         ret
END fp_add
```

```
wval
                          0
                   wval
                          0
            arg2:
                   wval
                          0
                   wval
                          0
            sign:
                   wval
                          0
            split PROCEDURE
            ENTRY
            ! rr2 is arg 1, rr4 is arg 2 !
            ! results: r12 = exp(arg 1)
                                        from RR2
                      r13 = exp(arg 2)
                                        from RR4
                      rrl0= mant(arg 1)
                                        from RR2
                      rr8 = mant(arg 2)
                                        from RR4
                      arg1 = rr2
                      arg2 = rr4 !
                    and
                           r2,#%7f00
                                                ! mask out exponent of argl!
                          rl2,rh2
r2,#32
                    exb
                                                ! place into lower half !
                    sub
                                                ! subtract off bias !
                    ld
                           r12,r2
                                                ! save in rl2 !
and
                           r4,#%7f00
                                                ! mask out exponent of arg2 !
                    exb
                          rl4, rh4
                                                ! place into lower half !
```

argl:

# GLOBAL

# fp mult PROCEDURE

# ENTRY

```
! rr2 contains bit encoded data to multiply!
! by rr4. This routine destroys all other register !
! data and returns the answer in rr2. !
                arg1,rr2
                                         ! save multiplicand !
        ldl
                arg2,rr4
                                         ! save multiplier !
                                        ! if zero then !
        cpl
                rr2,#0
                                        ! return zero, else jump !
        jr
                nz,fpmull
        ldl
                rr2,#0
                                         ! result is zero !
                                         ! done !
        ret
fpmul1:
        cpl
                rr4,#0
                                        ! if zero then !
                nz,fpmul2
                                        ! return zero else jump !
        ldl
                                         ! result is zero !
                rr2,#0
        ret
                                         ! done !
fpmul2:
        call
                split
                                         ! mask out exp' and mant' !
! rl3 is exp and rr10 is mant of multiplicand !
! rl2 is exp and rr8 is mant of multiplier !
        cpl
                rr8,#0
                                         ! if zero then !
                                         ! return zero, else jump !
        jr
                nz,fpmul3
        ldl
                                         ! result is zero !
                rr2,#0
        ret
                                         ! done !
fpmul3:
                                        ! if zero then !
                rr10,#0
        cpl
        jr
                nz,fpmul4
                                         ! return zero, else jump !
        ldl
                                         ! result is zero !
                rr2,#0
        ret
                                         ! done !
fpmul4:
        ldl
                                        ! set up to multiply the !
                rr4,rr8
        ldl
                rr6,rr10
                                         ! mantissi together !
        call
                                         ! returns result in rr2 !
                _mul_mant
        ld
                sign,#0
                                         ! start test for sign !
        testl
                argl
                                         ! check to see if !
                                         ! result is positive or !
                lt,fpmul5
        jr
                                         ! and set sign bit !
        testl
                arg2
                lt,fpmul6
                                        ! accordingly !
        jr
```

```
jr
                 fpmul7
                                          ! positive !
fpmul5:
        testl
                 arg2
        jr
                 gt,fpmul6
        jr
                 fpmul7
                                          ! positive !
fpmul6:
        ld
                 sign, #%ff
                                          ! negative !
fpmul7:
        ldl
                 rr8, rr2
                                          ! setup to call unstrip !
                                          ! resulting mantissa in rr8 !
        add
                 r13,r12
                                          ! sum of exp in rl3 !
        ld
                 r12, sign
                                          ! sign in r12, 0 if pos, ff if
        call
                 unsplit
                                          ! reforms the product into !
                                          ! a 32 bit fp number !
        ret
                                          ! done !
END fp_mult
GLOBAL
_mul_mant PRCCEDURE
ENTRY
        slal
                 rr6,#6
        slal
                 rr4,#6
        ldl
                 rr2, rr4
        multl
                 rq4,rr2
        sral
                 FF4,#4
        ldl
                 rr2,rr4
END _mul_mant
```

\_div\_mant PROCEDURE

ENTRY

# GLOBAL

# unsplit PROCEDURE

# **ENTRY**

Contraction of the Contraction o

```
! enter this routine with cmantissa in rr8 and cexp in rl3 !
! sign in r12 , 0 if pos and ff if neg !
! returns result in rr2 !
fpad10:
        ld
                r0,#0
                                         ! i = 0!
        ldl
                rr2,#0
        testl
                rre
                                         ! already done if zero !
        ret
                Z
fpadl1:
        1d1
                rr2, rr8
                                         ! rr2 is cmant !
        and
                r2,#%ff00
                                         ! keep only upper bits !
        clr
                r3
        cpl
                rr2,#$1000000
                                         ! (see if normalized) !
        jr
                z,fpad14
                                         ! go if equal to 01000000 !
                ro,#32
                                         ! make sure r0 not equal to 32
        ср
                z,fpad14
        jr
                                         ! else leave the loop !
        cpl
                rr8,#$1000000
                                         ! see if bigger or smaller !
        jr
                lt,fpad12
                                         ! go if smaller !
        sral
                rr8,#1
                                         ! divide mantissa !
        inc
                r13
                                         ! and add one to exponent !
                fpad13
        jr
                                         ! skip next part !
fpad12:
        slal
                rr8,#1
                                         ! multiply mantissa by 2 !
        dec
                r13
                                         ! and subtract one from expone
fpad13:
        inc
                ro
                                         ! add one to r0 !
        jr
                fpad11
                                         ! loop till normalized !
fpad14:
                r13,#-31
                                         ! see if underflow !
        СÞ
                gt,fpad15
                                         ! go if not !
        jr
        ldl
                rr2,#0
                                         ! else, underflow error !
        ret
fpad15:
        сp
                r13,#31
                                         ! see if overflow!
                lt,fpad17
                                         ! go if not !
        jr
                rr8,#%3effffff
        ldl
                                         ! else is, and gets max value
                r12,#%ff
        СБ
                                         ! see if negative !
        jr
                nz, fpad16
                                         ! go if positive !
        or
                r8,#%8000
                                         ! else, set sign bit !
fpad16:
        1d1
                rr2, rr8
                                         ! return with limited result !
        ret
fpad17:
        1d1
                rr2, rr8
                                         ! get mantissa into rr2 !
```

```
! clear exponent part !
               r2,#%00ff
       and
                                        ! see if negative !
                r12,#%ff
       cp
                                        ! go if positive !
       jr
                nz, fpad18
       or
                r2,#%8000
                                        ! or in sign bit !
fpad18:
        add
                                        ! add bias to exponent !
                r13,#32
        ld
                r4, r13
                rh4, rl4
        exb
        ld
                r13,r4
        or
                r2, r13
                                        ! now, word is complete !
       ret
END unsplit
GLOBAL
fp div PROCEDURE
ENTRY
! rr2 contains bit encoded data to divide by rr4. !
! this routine destroys all other register data !
! and returns the answer in rr2 . !
        ex
                r3,r5
        ex
                r2,r4
                                        ! save dividend !
        ldl
                argl,rr2
                                        ! save divisor !
        ldl
                arg2,rr4
                                        ! if zero then, !
                rr4,#0
        cpl
                                        ! return zero, else jump !
                nz, fpdivl
        jr
                                         ! result is zero !
        ldl
                rr2,#0
                                         ! done !
        ret
fpdiv1:
                rr2,#0
                                        ! if zero then, !
        cpl
                nz, fpdiv2
                                        ! return max, else jump !
        jr
                rr2,#%3effffff
                                        ! result is max !
        ldl
                                         ! done !
        ret
fpdiv2:
                                         ! mask out exp' and mant' !
        call split
 ! rl3 is exp and rr10 is mant of divisor !
! rl2 is exp and rr8 is mant of dividend !
                                         ! if zero then !
        cpl
                rr10,#0
                                         ! return max; else jump !
        jr
                nz,fpdiv3
                 rr2,#%3effffff
                                         ! result is max !
        ldl
                                         e !pdi cpl rr8,#0
        ret
                                         ! return zero, else jump !
         jr
                 nz, fpdiv4
```

```
ldl rr2,#0
                                        ! result is zero !
        ret
                                        ! done !
fpdiv4:
        cpl
                rr8, rr10
                                        !for mant div !
        jr
                lt,fpdiv5
                                        ! if dividend => divisor then,
        sral
                rr8,#1
                                       ! divide dividend man by 2 !
                r13,#1
        inc
                                        ! bump up the exp !
        jr
                fpdiv4
                                        ! try till true !
fpdiv5:
        1d1
                rr6,rr8
                                       ! set up to divide the mant !
        ldl
                                        ! by one another !
               rr4,rr10
        call
                _div_mant
                                        ! returns result in rr2 !
        ld
               sign,#0
                                       ! start test for sign !
        testl
                argl
                                        ! check to see if !
        jr
                lt,fpdiv6
                                       !result is positive !
        testl
                arg2
                                       ! or neg and set sign flag !
        jr
                lt,fpdiv7
                                       ! accordingly !
        jr
                fpdiv8
fpdiv6:
        testl
                arg2
        jr
                gt,fpdiv7
        jr
                fpdiv8
fpdiv7:
        ld
                sign, #%ff
                                        ! neg !
fpdiv8:
        ldl
                rr8,rr2
                                        ! set up for unsplit!
        sub
               r13,r12
                                       ! subtract exponents !
        nop
        ld
               rl2,sign
                                       ! still setting up for unsplit
        call
               unsplit
                                       ! result in rr2 !
        ret
END fp div
```

# fp int PROCEDURE

test consistent interesting consistent consistent consistent properties consistent consistent consistent consistent

```
ENTRY
! rr2 contains number to return integer part of in rr2 !
        ldl
                argl,rr2
                                         ! save off argument!
        call
                split
                                         ! resulting mantissa in rr10,
        ld
                sign,#0
                                         ! determine the sign !
        testl
                argl
                pl,fpint1
                                         ! go if positive !
        ir
        ld
                sign, #%ff
                                         ! else, flag as negative !
fpint1:
        ср
                r12,#0
                                         ! if exp < 0, then int(arg1)=0
        jr
                                         ! go if exp > 0 !
                ge,fpint2
                                         ! else, result is zero !
        ldl
                rr2,#0
        ret
fpint2:
                                         ! if exp > 31 then overflow !
        ср
                r12,#31
                                         ! go if no overflow !
        jr
                le,fpint3
        ldl
                rr2,#%7fffffff
                                         ! rr2 gets max positive value
                sign,#%ff
                                         ! see if sign < 0 !
        ср
        ret
                nz
                                         ! done if positive !
        addl
                rr2,#1
                                         ! else make max negative $8000
        ret
                                         ! and return !
fpint3:
        ldl
                rr2,#0
                                         ! zero accumulator !
fpint4:
                 r12,#0
                                          ! while exp >= 0!
        ср
                                         ! go if exp < 0 !
                 lt,fpint6
        jr
        addl
                rr2,rr2
                                         ! double accum !
        bit
                 r10,#8
                                         ! check bit of mant !
                 z,fpint5
                                         ! go if bit is zero !
        jr
        addl
                                         ! increment accum !
                 rr2,#1
fpint5:
        and
                 r10,#%ff
                                          ! clear bit !
        addl
                                          ! double mant !
                 rr10, rr10
        dec
                                          ! decrement exp !
                 r12,#1
                 fpint4
         jr
                                          ! loop while...!
fpint6:
                 sign, #%ff
                                         ! if sign <> 0 !
         cp.
                 nz,fpint7
                                          ! then, negate result !
         jr
         ldl
                 rr8,#0
                                          ! use rr8 !
                                          ! make neg !
         subl
                 rr8,rr2
         ex
                 r2, r8
         ex
                 r3, r9
                                          ! now result in rr2 !
fpint7:
        ret
                                          ! end of fp_int !
END fp_int
```

# fp\_frac PROCEDURE

```
ENTRY
        ! rr2 is fp number input, rr2 is fp fractional output !
        ldl
                arg1,rr2
        testl
                rr2
        jr
                nz, fpfrc1
                                          ! go if input is non zero !
        ldl
                rr2,#0
                                          ! else, return zero as result
        ret
fpfrc1:
        call
                split
                                         ! rr10 is mant, r12 is exp !
                r12,#-1
        ср
                                         ! if exp <= -1 then already a
        jr
                gt,fpfrc2
                                         ! go if > -1 !
        ldl
                rr2, arg1
                                         ! already fraction!
        ret
fpfrc2:
        ср
                r12,#-1
                                         ! while exp > -1 ... !
        jr
                le,fpfrc3
                                         ! go if exp <= -1 !
        dec
                r12,#1
                                         ! exp = exp -1 !
        addl
                rr10, rr10
                                         ! multiply mant by 2 !
        jr
                fpfrc2
                                         ! end while !
fpfrc3:
        and
                r10,#%01ff
                                        ! mask out stuff > 1 in mant !
                sign,#0
        ld
        ср
                arg1,#0
                                         ! see if < 0 !
        jr
                ge,fpfrc4
                                          ! go if >= 0 !
        ld
                sign, #%ff
                                         ! else, flag as < 0 !
fpfrc4:
        ldl
                rr8, rr10
                                         ! setup for unsplit !
        ld
                r13,r12
        ld
                r12, sign
        call
                unsplit
        ret
                                          ! end of fp_frac !
END fp_frac
```

```
_fp out PROCEDURE
ENTRY
        ldl
                rr2,rr6
                                        ! copy C variable to rr2 !
        ! rr2 has fp number of output !
                argl,rr2
                                         ! save off !
        call
                                        ! rr10 has mant, r12 has exp !
                split
        testl
                argl
                                        ! see if number < 0 !
        jr
                ge,fpout1
                                        ! go if >= 0 !
                                        ! '-' sign !
        ldb
                rl7,#%2d
                _out_char
        call
                                        ! assembly routine !
        ldl
                rr2, arg1
                                        ! get rr2 back and clear sign
        res
                r2,#15
                                        ! clear the sign bit !
        ldl
                arg1,rr2
                                        ! back in arg1 otay !
fpout1:
        ldl
               rr2,arg1
                                        ! get argl back :
        call
                fp int
                                        ! get integer part back !
        pushl
               @r15,rr2
                                        ! save on stack !
        ldl
                rr2,arg1
                                        ! get arg1 back !
                fp_frac
rr6,0r15
        call
                                        ! get fractional part back !
        popl
                                        ! get integer back into rr6 !
        pushl
                                        ! save rr2 !
                @rl5,rr2
        call
                 out dec
                                        ! 'C' routine to output intege
                                        1 1.1 1
        ldb
                rl7,#%2e
        call
                _out_char
                                        ! output it to CRT !
        popl
                rr2,@r15
                                        ! get rr2 back !
        ld
                dig_count,#0
                                        ! digit counter !
fpout2:
        testl
                rr2
                                        ! stop if goes to zero !
        jr
                z,fpout3
                                        ! go if fractional goes to zer
        СЪ
                dig count, #05
                                        ! stop after 6 digits !
                gt, fpout3
        jr
                                        ! stop if 6 done already !
        inc
                dig_count
        ldl
                rr4,#%23400000
                                        ! the number 10 !
        call
                fp mult
                                        ! result in rr2 !
                @r15,rr2
        pushl
                                        ! save result of mult !
        call
                fp_int
                                        ! get integer part (0-9) !
        ldb
                rl7,rl3
                                        ! output as digit !
        addb
                                        ! ascli offset !
                rl7,#%30
        call
                out char
                                        ! output to screen !
        popl
                rr2,@r15
                                        ! get rr2 back !
        call
                fp_frac
                                        ! result in rr2 !
        jr
                fpout2
                                        ! loop till done !
fpout3:
        ret
                                         ! end of fp_out !
```

Secretary The second

Control of the second of the s

END fp out

```
dig count:
         wval
fp cmp PROCEDURE
ENTRY
         ! rr2 is compared with rr4, returns -1,0,1 for <,=,>!
                                             ! save args !
         1d1
                  argl, rr2
         ldl
                  arg2,rr4
                                             ! rr10,r12 is mant,exp argl !
         call
                  split
                                             ! rr8 ,r13 is mant,exp arg2 ! ! get args back !
         1d1
                  rr2, arg1
                  rr4,arg2
r2,#%8000
         141
                                             ! done !
                                             ! mask sign bit !
         and
         and
                  r4, #%8000
                                             ! of both arguments !
         sub
                                             ! sgn(arg1) - sgn(arg2) !
                  r2,r4
                                             ! go if same sign !
         jr
                  eq,fpcmpl
         jr
                  gt, fpcmp3
                                             ! arg2 < arg1 !
                                             ! arg1 < arg2 !
         jr
                  fpcmp2
fpcmpl:
         сp
                  r12,r13
                                             ! compare the exponents !
                                             ! go if equal !
                  eq,fpcmp4
         jr
                                             ! go if exp(arg1) > exp(arg2)
! go if arg1 < arg2 !</pre>
                  gt, fpcmp6
         jr
         jr
                  fpcmp7
fpcmp2:
         141
                  rr2,#-1
                                             ! arg1 < arg2 !
         ret
fpcmp3:
         1d1
                  rr2,#1
                                             ! arg1 > arg2 !
         ret
fpcmp4:
                                             ! exponents same, test mantiss
         subl
                  rr10, rr8
         jr
                                             ! equal !
                  eq, fpcmp5
         jr
                                             ! arg1 > arg2 !
                   gt,fpcmp6
                  fpcmp7
                                             ! arg1 < arg2 !
         jr
fpcmp5:
         ldl
                                              ! equal !
                  rr2,#0
         ret
fpcmp6:
          ldl
                   rr2,#1
          jr
                   fpcmp8
fpcmp7:
          ldl
                  rr2, #-1
 fpcmp8:
          testl
                   argl
                                              ! if args < 0 , complement res
          ret
                   gt
                                             ! ok if arg is zero !
                   rr2
          testl
          ret
                   z
                   gt,fpcmp2
                                             ! else change 1 to -1, visa-ve
          jr
          ir
                   fpcmp3
END fp_cmp
```

# \_fp\_in PROCEDURE

# ENTRY

AND THE PROPERTY OF THE PROPERTY AND THE PROPERTY OF THE PROPE

```
! gets characters into array, converts to real in rr2 !
        ld
                 r7, #string
                                           ! address of string storage !
        ld
                 r6,#20
                                           ! num characters !
        call
                 in string
                                           ! get chars !
fp_in_con:
        ld
                 mult_factor, #%2000
                                           ! 1.0 !
                 mult factor+2, #%0000
        1d
                                           ! dec point not encountered !
        ld
                 point, #0
                                           ! number of digits to right of
        ld
                 ntor, #0
        ldl
                                           ! zero result !
                 rr2,#0
        ld
                                           ! string pointer !
                 rl4, #string
        1d
                                           ! sign is positive !
                 in_sign,#0
fpinl:
        testb
                 @r14
                                           ! while still more chars !
        jр
                 z,fpin7
                                           ! go if done !
                                           ! get next character !
! see if '.'!
        ldb
                 rlo,@rl4
        cpb
                 r10, #%2e
        jp
ld
                 nz,fpin2
                                           ! go if not !
                 point, #1
                                           ! else flag point !
fpin2:
                 rlo, #'-'
                                            ! see if '-'!
        cpb
                                            ! go if not a '-'!
         jр
                 nz,fpin25
         ld
                 in_sign,#1
                                            ! else, flag as < 0 !
fpin25:
                                            ! see if exponent next !
                 r10, #'E'
         cpb
         jr
                 nz,fpin3
                                            ! go if not!
         jp
                 fpin8
                                            ! else, it is, so process !
fpin3:
                 rl0,#'9'
         cpb
                                            ! make sure a valid character
                 gt,fpin45
                                            ! go if too big !
         jр
                 r10,#'0'
         cpb
                 lt,fpin45
         jр
                                            ! go if too small !
                                            ! see if to right of '.'!
         test
                 point
                 z,fpin4
                                            ! go if noc to right yet !
         jр
fpin4:
                                            ! don't mult by 10 if '.' foun ! go if '.' already found !
         test
                 point
                 nz,fpin40
         jр
         push
                                            ! save character !
                  @r15,r0
         1d1
                 rr4, #%23400000
                                            ! constant : 10 !
         call
                 fp mult
                                            ! 10 * result !
                  r0,@r15
                                            ! get character back !
         pop
fpin40:
         subb
                 r10,#%30
                                            ! subtract ascii bias !
                                            ! zero upper half or r0 !
         ldb
                  rh0,#0
         add
                  ro,ro
                                            ! double result !
                                            ! for indexing into contab !
```

```
add
               ro, ro
                                       ! double again (4 bytes each)
       ld
               rl,r0
                                       ! transfer to rl for indexing
       ldl
                                       ! get constant !
               rr4,contab(r1)
! now, rr2 is the running result
        rr4 is the digit just typed in
       pushl
                                        ! save rr2 temporarily !
                @r15,rr2
! save running result !
        141
               rr2, mult factor
                                      ! get mutiplication factor !
        test
                                        ! if dp found, divide by 10 an
               point
        jr
                z,fpin41
                                       ! go if no point found yet !
                @r15,rr4
        pushl
                                       ! else, save rr4 !
        ldl
                rr4,#%23400000
                                        ! divide mult_factor by 10 !
        call
                fp_div
                                       ! do the divide !
        ldl
                mult factor, rr2
                                       ! new one stored off !
               rr4,@r15
       popl
                                       ! get back digit constant !
        ldl
               rr2, mult factor
                                       ! get new mult factor !
fpin41:
        call
             fp mult
                                       ! multiply digit const by mult
             rr4,@r15
        popl
                                       ! get what was rr2 back (resul
        call
                fp_add
                                       ! add result to digit*mult fac
fpin45:
        inc
                r14
                                       ! bump character pointer !
        ąţ
                fpinl
                                        ! loop till done !
fpin7:
        test
                in sign
                                        ! see if < 0 !
                                        ! finished if not < 0 !
        ret
        or
                r2,#%8000
                                        ! else, set sign bit !
        ret
                                        ! before returning !
fpin8:
        ! here if 'E' was found in input, indicating exponential notat
        pushl
                @r15,rr2
                                        ! save basel0 mantissa on stac
        inc
                r14
                                        ! but first bump char pointer
        ld
                r2, in_sign
                                        ! get in_sign !
        ld
                                       ! and point !
                r3,point
                                       ! and save on stack !
        pushl
                @r15,rr2
        ldl
                rr2, mult factor
                                       ! get mult factor !
                                       ! and save on stack !
        pushl
                @r15,rr2
        ld
                in sign, #0
                                       ! zero out in_sign and point !
        ld
                point, #0
                                       ! so exponent value will be co
        ldl
                rr2,#%20000000
                                        ! back to original mult_factor
                mult_factor,rr2
rr2,#0
        ldl
        1d1
                                        ! zero out accumulator !
```

```
call
                 fpinl
                                         ! this is recursive !
         ldl
                 rr6,rr2
                                         ! only the integer part counts
         call
                 fint
                                         ! result in rr2 (should be onl
         ldl
                 rr4,rr2
                                         ! put result into rr4 !
         popl
                 rr2, @rl5
                                         ! mult_factor is back into rr2
         lai
                 mult_factor, rr2
                                         ! store back off !
         popl
                 rr2, @r15
                                         ! r2 = in_sign, r3 = point !
         ld
                 in_sign,r2
         ld
                point, r3
        popl
                rr2,@r15
                                         ! rr2 has mantissa again !
fpin9: test1
                                         ! see if exponent gone to zero
        jr
                z,fpin7
                                         ! go if done !
        jr
                gt,fpin10
                                         ! go if exp > 0 !
        addl
                rr4,#1
                                        ! increment exponent !
        pushl
                @r15,rr4
                                        ! save exponent on stack !
        ldl
                rr4,#%23400000
                                        ! divide result by 10 !
        call
                fp_div
                                        ! after adjusting exponent upw
                rr4, er15
        popl
        jr
                fpin9
                                        ! and loop !
fpin10:
        subl
                rr4,#1
                                        ! decrement exponent !
        pushl
                @r15,rr4
                                        ! save exponent on stack !
        ldl
                rr4,#%23400000
                                        ! multiply by 10 !
        call
                fp_mult
                                        ! after adjusting exponent dow
        popl
                rr4, @r15
        jr
                fpin9
                                        ! and loop !
END _fp_in
```

Contraction of the Contraction o

```
point:
         wval
                  0
ntor:
         wval
                  0
in_sign:
         wval
                  0
string:
         array
                  [25 word]
spaces:
         array
                  [*byte] := '
         wval
                  $0000
save1:
         array
                  [20 word]
contab:
         wval
                  $0000
                                             ! 0.0 !
         wval
                  $0000
         wval
                  $2000
                                             ! 1.0 !
         wval
                  %0000
         wval
                  $2100
                                             ! 2.0 !
         wval
                  %0000
         wval
                  $2180
                                             1 3.0 !
         wval
                  %0000
         wval
                  %2200
                                             ! 4.0 !
         wval
                  $0000
         wval
                  %2240
                                             1 5.0 1
         wval
                  $0000
         wval
                  $2280
                                             ! 6.0 !
         wval
                  $0000
         wval
                  %22c0
                                            ! 7.0 !
         wval
                  $0000
         wval
                  $2300
                                            ! 8.0 !
         wval
                  $0000
        wval
                  %2320
                                            1 9.0 1
         wval
                  $0000
mult_factor:
        wval
                  $0000
        wval
                  $0000
```

Section 2

Section (Section )

#### \_fpcon PROCEDURE **ENTRY** ! C callable procedure to convert a character constant ! ! floating point number into an actual floating point number ! fp number = fpcon("3.14159");ld r4, #string ! address of string area ! fpcon1: ldb r10,@r7 ! copy characters into string ! area used by fpin ! ldb @r4,rl0 ! move one ! inc r7 inc r4 ! see if done ! cpb r10,#0 ! loop till done (0 found) ! jr nz,fpcon1 ! go do it ! call fp\_in\_con ret ! the end ! END fpcon \_fp\_out\_e PROCEDURE ENTRY ! procedure to printout the variable in rr6 in exponential (base 10) ld exp10,#0 ! base ten exponent is zero fi 1d1 rr2,#0 cpl rr6,#0 z,fpoel ! go if argument is a zero ! jr temp1, rr6 ldl ! save argument ! ! clear sign bit for compare ! res r6, #15 rr4, #%20000000 ldl ! constant 1.00 ! call ! rr2 = -1,0,1 if <1,=1,>1 ! $_{\tt fcmp}$ testl ! check sign of comparison ! rr2 lt,fpoe2 ! go if < 1 ! jр ldl rr6, temp1 ! see if > 9 ! r6,#15 res ldl rr4, #%23200000 ! constant 9.00 !

call

jp ldl

testl

fcmp

gt,fpoe3

rr2, temp1

rr2

! same return status as above

! check sign of comparison !

! go if > 9 !

```
fpoel:
        ldl
                 rr6,rr2
                                         ! print mantissa part !
                 _fp_out
rl7,#'E'
        call
        ldb
                                         ! print 'E' !
        call
                 out char
        ld
                 r7,exp10
                                          ! load exp10 into rr6 !
        exts
                 rr6
                                          ! extend sign !
        test
                 r6
                                          ! see if >= 0 !
                 lt,fpoel1
        ir
                                          ! go if < 0'!
        pushl
                 @rl5,rr6
        ldb
                 r17,#'+'
                                         ! else, print '+'!
        call
                 out char
                 rr6,@r15
        popl
fpoell:
        call
                 out dec
                                          ! output the exponent !
        ldl
                 rr2,#1
                                          ! return 1 !
        ret
fpce2:
        ! rr7 < 1.0 !
                rr2, temp1
                                         ! get argument !
fpoe22:
                 @r15,rr2
        pushl
                                         ! save result !
        ldl
                rr6,rr2
                                          ! compare with 1.0 again !
        res
                r6,#15
                                          ! clear sign bit !
        ldl
                rr4,#%20000000
                                         ! 1.0 constant !
        call
                 fcmp
        testl
                rr2
                                         ! check sign of result !
        popl
                rr2, @r15
                                         ! get result back !
        jр
                ge, fpoel
                                         ! already ready for output !
        ldl
                rr4,#$23400000
                                        ! multiply by 10 !
        call
                fp mult
        dec
                exp10
                                         ! and decrement exponent !
        jr
                fpoe22
                                          ! loop till done !
fpoe3:
        ! rr7 > 9.0 !
        ldl
                rr2, temp1
fpoe33:
        pushl
                @r15,rr2
                                         ! save result !
        ldl
                rr6, rr2
        res
                r6,#15
        ldl
                rr4, #%23200000
                                         ! 9.0 constant !
        call
                 _fcmp
        testl
                rr2
        popl
                rr2, @r15
        qţ
                le,fpoel
        1d1
                rr4, #%23400000
                                        ! divide by 10.0 !
        call
                fp_div
                exp10
        inc
        jr
                fpoe33
                                          ! loop till ready to print !
END _fp_out
temp1:
        wvaI
                $0000
```

wval

\$0000

```
10000
expl0: wval
                *0000
        wval
_fpconv PROCEDURE
ENTRY
        ! converts long integer in rr6 to fp number in rr2 !
        ldl
                rr8, rr6
                                         ! setup for call to unsplit !
                                         ! make positive, default !
        ld
                r12,#0
        testl
                                          ! if negative, make pos, set s
                rr8
        jr
                ge, fpconvl
                                          ! go if pos !
        1d1
                rr2,#0
                                          ! else, make positive !
        subl
                rr2, rr8
        ldl
                rr8, rr2
        ld
                r12,#%ff
                                          ! and flag as negative !
fpconv1:
        ld
                                          ! original exponent is 12 !
                r13,#24
        jp
                unsplit
                                          ! normalize and return !
END _fpconv
```

END fp\_subs

APPENDIX B
ADDISP

```
/* program to input and display data from the A/D board */
/* external references */
extern int in_char(),in_int(),wait_char(),out_int(),mess_c();
extern int ad_in_a(), ad_in_b();
        int ch_array[8],count2;
        int adin[30], *pointer;
/* local variables */
        int num_chans,count;
        char con_dis,c,cntrl;
main ()
        out_crlf();
        mess_c("A/D input and display program ");
        out_clrf();
        out_clrf();
        mess_c("Display how many channels (0-7) :");
        num_chans - in_int();
        if (num_chans != 0) {
                if (num_chans > 7) num_chans = 7;
                out_clrf();
                mess_c("Number of channels set to:");
                out_int(num_chans);
                out_crlf();
                for (count=1;count<=num_chans;count++) (</pre>
                        mess_c("column");
                         out_int(count);
                         mess_c(" ");
                         ch_array[count]=in_int();
                         out clrf();
                         ) /* for */
                out_clrf();
                mess_c("Continuout or Discrete sampling (C/D) :");
                con_dis-wait_char();
                 if ((con_dis !='C') & (con_dis != 'D')) con_dis = 'D';
                 out_clrf;
                mess_c("Sampling set to :");
                 out_char(con_dis);
                 out_clrf();
                 /* the following is the main routine */
                 c-count2-0;
                 while (((cntrl-in_char()) != 0X1B & c != 0X1B)) {
                     if ((cntrl-'C') | (c-'C')) con dis -'C';
                     if ((cntrl-'D') | (c-'D')) con_dis -'D';
                     if (count2-15) ( /* redisplay channel numbers */
                          out_clrf();
                          for (count=1;count<=num_chans;count++) {</pre>
                          mess_c("chan:");
                          out_int(ch_array[count]);
                          mess_c(" ");
                          ) /* for */
```

```
out_clrf();
                      for (count=1;count<=num_chans;count++)</pre>
                           mess c("----");
                      out_clrf();
                      out_clrf();
                      count2-0;
                      } /* if */
                 count2++;
                 pointer - adin;
                 ad_in_a(pointer,12,1);
                 pointer-adin+12;
                 ad_in_b(pointer,12,1);
                 for (count=1;count<=num_chans;count++) {</pre>
                      out_int(adin[ch_array[count]]);
                      mess_c(" ");
) /* for */
                 out_clrf();
                 out_clrf();
) /* if */
) /* while */
/* main */ }
```

APPENDIX C

```
** Routine to output a ramp to the D/A's
                in_char(),out_crlf(),in_int(),mess_c(),da_out();
extern int
extern int
                cio_unit();
                start_chan, stop_chan, i, chan, num_chans;
        int
                ch_array[20],j,data_array[1],*k;
        int
                start_count, stop_count, delta_count;
        int
        char
main()
        cio_unit();
        out_crlf();
        mess c("D/A ramp program ");
        out_crlf();
        mess c("Input start count :");
        start_count=in_int();
        out_crlf();
        mess_c("Input stop count :");
         stop_count=in_int();
         out_crlf();
         mess c("Input delta count :");
         delta_count=in_int();
         out_crlf();
         /* get the channel definitions */
         mess_c("Output to how many channels ? (1-10 hex) ");
         num_chans=in_int();
         if (num chans > 16)
            num chans=16;
         if (num_chans < 1 )
            num_chans=1;
         out_crlf();
         for(j=0; j<=(num_chans-1); j++)</pre>
            mess_c("Enter channel number :");
            ch_array[j]=in_int();
            out_crlf();
         for(j=0; j<=15; j++)
            data_array[0]=0;
            da_out(data_array, j, 1);
```

Contraction of the Contraction o

Charles assessed the second of the second of

APPENDIX D
ADTODA

```
ad_to_da.c :
                 program to routine an A/D channel
**
                 to a D/A channel
*/
extern int da_out(),ad_in(),mess_c(),in_char(),out_crlf(),in_int();
extern int out_int(),out_char();
        int da_chan,ad_chan,adin[30];
        char c,d;
main()
        out_crlf();
        mess_c("A/D to D/A routing program ");
        out crlf();
        out_crlf();
        mess_c("A/D channel number :");
        ad_chan = in_int();
        out_crlf();
        mess c("D/A channel number :");
        da_chan = in int();
        out_crlf();
        if( da_chan>15 )
           da_chan - 15;
        mess_c("Routing started :");
        out_crlf();
        out_crlf();
        while( (c=in_char())!=0xlb )
           ad in(adin);
           da_out(da_chan,adin[ad_chan]);
        out_crlf();
        out_crlf();
) /* MAIN() */
```

Comment of the contract of the

STATES OF THE PROPERTY OF THE

APPENDIX E

```
Program to test the discrete output
                in_char(),out_int(),mess_c(),out_crlf();
extern int
extern int
                cio_unit(),cio_outa();
        int
                b, i;
        char
                c;
main()
        cio_unit();
        mess c("Discrete output test routine ");
        out_crlf();
        out_crlf();
        mess_c("Starting sequence ");
        out_crlf();
        while((c=in_char())!=0x1b)
           while( (b<-128) & ((c-in_char())!-0xlb) )
              cio_outa(b);
              for(i=0; i<=32766; i++)
                 ; /* delay */
           /* now blink and invert */
           b - 1;
           while( (b<=128) & ((cin=in_char())!=0xlb) )
              i = b^0xff;
              cio_outa(i);
              b *= 2;
              for(i=0; i<=32766; i++)
                 ; /* delay */
           }
) /* MAIN() */
```

APPENDIX F

ACTIVITY

```
/* routine to check out the activity circuitry */
extern int cio_init(),cio_outb(),cio_outc(),mess_c(),out_crlf();
        int i,j,k,data(3),*point;
        char c,d,e;
main()
   cio_init();
   out_crlf();
   mess_c("Starting activity test...");
   out_crlf();
   for (j=0; j<=3; j++)
      mess_c("D/A channel ");
      out_int(j);
      mess_c(" test");
      out_crlf();
      for (i=0; i<=16384; i++)
         data[0]=0x4000;
         point- data;
         da_out(point,j,l); /* address=point, channel=j, data's=l */
   out_crlf();
   mess_c("All channels ");
   out_crlf();
   while (1)
      for (i=0; i <= 32766; i++)
         c = in_char();
         j = 0;
         point = data;
         da_out(point,j,4);
         if(c=0x1b)
            break;
      if( c-0xlb )
         break;
   /* reset all the activity lights */
} /* main */
```

# DISTRIBUTION

	No. of Copies
University of Alabama in Huntsville Off Campus Research Facility	
ATTN: AMSMI-RD-SS-SE, Bldg 5400	10
US Army Materiel System Analysis Activity ATTN: AMXSY-MP	1
Aberdeen Proving Ground, MD 21005	1
ITT Research Institute	
ATTN: GACIAC	1
10 W. 35th Street	1
Chicago, IL 60616	
AMSMI-RD, Dr. McCorkle	1
Dr. Rhoades	1
AMSMI-RD-CS-R	15
AMSMI-RD-CS-T	15
AMSMI-RD-SS-SE, Dr. Hallum	<u>i</u> 1
AMSMI-GC-IP, Mr. Bush	1

1 4 4